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Depending on results for length ratio optimization in figures (2) to (7), and according to Fig 8 , optimization point will happen at the lower value of length ratio Ln/Lp by increasing V dd from 1V to 3V, and this also will tend to decrease the inflection current and power consumption in SRAM. But increasing of length ratio will increase Ln and this will increase the size of the device, Under this optimization in length, the fabrication of SRAM using nanowires transistors must use V dd (2V to 3V) to produce SRAM lower inflection currents and then with lower power consumption, but with higher dimensions. 
CONCLUSION
The effect of the nanowires length ratio of silicon nanowire transistors in SRAM with different logic levels was studied in this paper. The limiting factors of this optimization were noise margins and inflection voltage of transfer characteristics. Results indicate that optimization depends on both nanowires ratio length and high-level digital voltage (V dd ). And increasing of logic voltage level from 1V to 3V tends to decrease in the optimization length ratio of nanowires for transistors from very high nanowire length ratio to 10, with decreasing the current. The fabrication of SRAM using nanowires transistors must use V dd (2.5V or 3V) to produce SRAM with lower dimensions and lower inflection currents and then with lower power consumption. 
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